Sun System Handbook - ISO 3.4 June 2011 Internal/Partner Edition | |||
|
Sun Fire X4200
Go to Pre-Production Build FAB 270-6974-01
Headers, Jumpers, Switches, and Test Points
|
LOCATION | PINS | SETTING | DESCRIPTION |
---|---|---|---|
J4 | 1-2 2-3 |
In In |
DCD/DSR Configuration set to DCD DCD/DSR Configuration set to DSR |
P1 | 1-20 | Out | SAS1064 JTAG Header |
P2 | 1-14 | Out | XC2C128 CPLD I/O Header |
P3 | 1-2 | Out | Front Top Cover Kill Switch Disable (default) |
P4 | 1-2 | Out | Clear BIOS Password (default) |
P5 | 1-2 | Out | Force BIOS Recovery (default) |
P6 | 1-3 | Out | Processor I2C Header |
P7 | 1-2 1-2 |
In Out |
Reset Button SW3 Enabled (default unknown) Reset Button SW3 Disabled (default unknown) |
P8 | 1-2 | Out | Force Fans to Full Speed (default) |
SW1 | NA | NA | Locate Button |
SW2 | NA | NA | Non Maskable Interrupt Dump Button |
SW3 | NA | NA | Reset Button |
TP51 | 1 | NA | Short TP51 to TP52 to Clear CMOS |
TP52 | 1 | NA | Short TP51 to TP52 to Clear CMOS |
LOCATION | DESCRIPTION |
---|---|
CR1 CR2 CR3 CR4 |
SAS Disk Drive 3 Activity SAS Disk Drive 2 Activity SAS Disk Drive 1 Activity SAS Disk Drive 0 Activity |
CR5 CR6 CR7 CR8 |
SAS Disk Drive 3 Fault SAS Disk Drive 2 Fault SAS Disk Drive 1 Fault SAS Disk Drive 0 Fault |
CR9 | SAS1064 Heart Beat |
CR10 | DVD Activity |
CR11 CR23 |
CPU 0 OK CPU 1 OK |
CR15 | Rear Panel Alert |
CR16 | Rear Panel Power OK |
CR18 | +3.3V Auxillary Power OK |
CR19 | +3.3V Power OK |
CR20 | +12V Power OK |
CR21 | +5V Power OK |
CR22 | -12V Power OK |
Sun Fire X4200 Codename: Galaxy 2U |
501-6974 |
---|
FAB 270-6974-01 Pre-Production Build |
Go to Pre-Production Build FAB 270-6974-02
Go to Production Build FAB 270-6974-04/06
LOCATION | PINS | SETTING | DESCRIPTION |
---|---|---|---|
J15 | 1-2 2-3 |
In In |
DCD/DSR Configuration set to DCD DCD/DSR Configuration set to DSR |
P1 | 1-20 | Out | SAS1064 JTAG Header |
P2 | 1-2 | Out | Front Top Cover Kill Switch Disable (default) |
P3 | 1-2 | Out | Clear BIOS Password (default) |
P4 | 1-2 | Out | Force BIOS Recovery (default) |
P5 | 1-14 | Out | XC2C128 CPLD I/O Header |
P6 | 1-3 | Out | Processor I2C Header |
P7 | 1-2 | Out | Force Fans to Full Speed (default) |
P8 | 1-2 1-2 |
In Out |
Reset Button SW3 Enabled (default unknown) Reset Button SW3 Disabled (default unknown) |
SW1 | NA | NA | Locate Button |
SW2 | NA | NA | Non Maskable Interrupt Dump Button |
SW3 | NA | NA | Reset Button |
TP50 | 1 | NA | Short TP50 to TP51 to Clear CMOS |
TP51 | 1 | NA | Short TP50 to TP51 to Clear CMOS |
LOCATION | DESCRIPTION |
---|---|
CR1 CR2 CR3 CR4 |
SAS Disk Drive 3 Activity SAS Disk Drive 2 Activity SAS Disk Drive 1 Activity SAS Disk Drive 0 Activity |
CR5 CR6 CR7 CR8 |
SAS Disk Drive 3 Fault SAS Disk Drive 2 Fault SAS Disk Drive 1 Fault SAS Disk Drive 0 Fault |
CR9 | SAS1064 Heart Beat |
CR10 | DVD Activity |
CR11 CR23 |
CPU 0 OK CPU 1 OK |
CR15 | Rear Panel Alert |
CR16 | Rear Panel Power OK |
CR18 | +3.3V Auxillary Power OK |
CR19 | +3.3V Power OK |
CR20 | +12V Power OK |
CR21 | +5V Power OK |
CR22 | -12V Power OK |
Sun Fire X4200 Codename: Galaxy 2U |
501-6974 |
---|
FAB 270-6974-02 Pre-Production Build |
Go to Pre-Production Build FAB 270-6974-01
Go to Production Build FAB 270-6974-04/06
LOCATION | PINS | SETTING | DESCRIPTION |
---|---|---|---|
J4 | 1-2 2-3 |
In In |
DCD/DSR Configuration set to DCD DCD/DSR Configuration set to DSR |
P1 | 1-20 | Out | SAS1064 JTAG Header |
P2 | 1-14 | Out | XC2C128 CPLD I/O Header |
P3 | 1-2 | Out | Front Top Cover Kill Switch Disable (default) |
P4 | 1-2 | Out | Clear BIOS Password (default) |
P5 | 1-2 | Out | Force BIOS Recovery (default) |
P6 | 1-3 | Out | Processor I2C Header |
P7 | 1-2 1-2 |
In Out |
Reset Button SW3 Enabled (default unknown) Reset Button SW3 Disabled (default unknown) |
P8 | 1-2 | Out | Force Fans to Full Speed (default) |
SW1 | NA | NA | Locate Button |
SW2 | NA | NA | Non Maskable Interrupt Dump Button |
SW3 | NA | NA | Reset Button |
TP51 | 1 | NA | Short TP51 to TP52 to Clear CMOS |
TP52 | 1 | NA | Short TP51 to TP52 to Clear CMOS |
LOCATION | DESCRIPTION |
---|---|
CR1 CR2 CR3 CR4 |
SAS Disk Drive 3 Activity SAS Disk Drive 2 Activity SAS Disk Drive 1 Activity SAS Disk Drive 0 Activity |
CR5 CR6 CR7 CR8 |
SAS Disk Drive 3 Fault SAS Disk Drive 2 Fault SAS Disk Drive 1 Fault SAS Disk Drive 0 Fault |
CR9 | SAS1064 Heart Beat |
CR10 | DVD Activity |
CR11 CR23 |
CPU 0 OK CPU 1 OK |
CR15 | Rear Panel Alert |
CR16 | Rear Panel Power OK |
CR18 | +3.3V Auxillary Power OK |
CR19 | +3.3V Power OK |
CR20 | +12V Power OK |
CR21 | +5V Power OK |
CR22 | -12V Power OK |
Sun Fire X4200 Codename: Galaxy 2U |
501-7514 | 501-7645 |
---|---|
FAB 270-7513-01 May 2006 X4200 / 5320NAS L |
FAB 270-6974-07 May 2006 X4200 L |
LOCATION | PINS | SETTING | DESCRIPTION |
---|---|---|---|
J4 | 1-2 2-3 |
In In |
DCD/DSR Configuration set to DCD DCD/DSR Configuration set to DSR |
P1 | 1-20 | Out | SAS1064 JTAG Header |
P2 | 1-14 | Out | XC2C128 CPLD I/O Header |
P3 | 1-2 | Out | Front Top Cover Kill Switch Disable (default) |
P4 | 1-2 | Out | Clear BIOS Password (default) |
P5 | 1-2 | Out | Force BIOS Recovery (default) |
P6 | 1-3 | Out | Processor I2C Header |
P7 | 1-2 1-2 |
In Out |
Reset Button SW3 Enabled (default unknown) Reset Button SW3 Disabled (default unknown) |
P8 | 1-2 | Out | Force Fans to Full Speed (default) |
SW1 | NA | NA | Locate Button |
SW2 | NA | NA | Non Maskable Interrupt Dump Button |
SW3 | NA | NA | Reset Button |
TP51 | 1 | NA | Short TP51 to TP52 to Clear CMOS |
TP52 | 1 | NA | Short TP51 to TP52 to Clear CMOS |
LOCATION | DESCRIPTION |
---|---|
CR1 CR2 CR3 CR4 |
SAS Disk Drive 3 Activity SAS Disk Drive 2 Activity SAS Disk Drive 1 Activity SAS Disk Drive 0 Activity |
CR5 CR6 CR7 CR8 |
SAS Disk Drive 3 Fault SAS Disk Drive 2 Fault SAS Disk Drive 1 Fault SAS Disk Drive 0 Fault |
CR9 | SAS1064 Heart Beat |
CR10 | DVD Activity |
CR11 CR23 |
CPU 0 OK CPU 1 OK |
CR15 | Rear Panel Alert |
CR16 | Rear Panel Power OK |
CR18 | +3.3V Auxillary Power OK |
CR19 | +3.3V Power OK |
CR20 | +12V Power OK |
CR21 | +5V Power OK |
CR22 | -12V Power OK |
Sun Fire X4200 Codename: Galaxy 2U |
Copyright © 2011 Sun Microsystems, Inc. All rights reserved. Feedback | |||